cascade_slave.c 31 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652
  1. #include "modbus.h"
  2. #include "common.h"
  3. #include "list.h"
  4. #include "switch_ctrl.h"
  5. #include "cascade.h"
  6. #include "sqlite_handle.h"
  7. #define DEV_CHN_REG (4000)
  8. #define OUT_INFO_REG (4001)
  9. #define IN_TOTAL_REG (4768)
  10. #define TEM_HUMAN_REG (4777)
  11. #define CHN_SWITCH_REG (4779)
  12. #define CHN_OPEN_DLA_REG (4843)
  13. #define CHN_CLOSE_DLA_REG (4907)
  14. #define CHN_SET_OPEN_DLA_REG (5000)
  15. #define CHN_SET_CLOSE_DLA_REG (5064)
  16. #define CHN_SET_SWITCH_STA_REG (5128)
  17. #define ALL_SET_SWITCH_REG (5192)
  18. enum{
  19. TYPE_U16,
  20. TYPE_U32
  21. };
  22. enum {
  23. DS_R_DEV_CHN = 0,
  24. DS_R_OUT_INFO,
  25. DS_R_IN_TOTAL,
  26. DS_R_TEMP_HUM,
  27. DS_R_SWITCH_STA,
  28. DS_R_OPEN_DELAY,
  29. DS_R_CLOSE_DELAY,
  30. DS_W_OPEN_DELAY,
  31. DS_W_CLOSE_DELAY,
  32. DS_W_CHN_SWITCH_STA,
  33. DS_W_ALL_CHN_STA
  34. };
  35. #define TREE_DEV_CHN_REG (6000)
  36. #define TREE_INPUT_A_REG (6001)
  37. #define TREE_INPUT_B_REG (6009)
  38. #define TREE_INPUT_C_REG (6017)
  39. #define TREE_CHN_TOTAL_REG (6025)
  40. #define TREE_CHN_PH_REG (6665)
  41. #define TREE_TEMP_HUM_REG (8585)
  42. #define TREE_CHN_SWITCH_STA_REG (8587)
  43. #define TREE_CHN_OPEN_DLA_REG (8651)
  44. #define TREE_CHN_CLOSE_DLA_REG (8715)
  45. #define TREE_CHN_SET_OPEN_DLA_REG (9000)
  46. #define TREE_CHN_SET_CLOSE_DLA_REG (9064)
  47. #define TREE_CHN_SET_SWITCH_STA_REG (9128)
  48. #define TREE_ALL_SET_SWITCH_REG (9192)
  49. enum {
  50. TREE_R_DEV_CHN,
  51. TREE_R_INPUT_ALL_A,
  52. TREE_R_INPUT_ALL_B,
  53. TREE_R_INPUT_ALL_C,
  54. TREE_R_CHN_TOTAL,
  55. TREE_R_CHN_PH_INFO,
  56. TREE_R_TEMP_HUM,
  57. TREE_R_SWITCH_STA,
  58. TREE_R_OPEN_DELAY,
  59. TREE_R_CLOSE_DELAY,
  60. TREE_W_OPEN_DELAY,
  61. TREE_W_CLOSE_DELAY,
  62. TREE_W_CHN_SWITCH_STA,
  63. TREE_W_ALL_CHN_STA
  64. };
  65. static inline GlobalDeviceManager* get_dm(void)
  66. {
  67. return &__globalDeviceManage;
  68. }
  69. static inline GlobalDeviceManager* get_dm2(void)
  70. {
  71. return &__globalDeviceManage2;
  72. }
  73. static mmap_modbus_t modbus_single[] = {
  74. [DS_R_DEV_CHN ]{.offset = DEV_CHN_REG },
  75. [DS_R_OUT_INFO ]{.offset = OUT_INFO_REG },
  76. [DS_R_IN_TOTAL ]{.offset = IN_TOTAL_REG },
  77. [DS_R_TEMP_HUM ]{.offset = TEM_HUMAN_REG },
  78. [DS_R_SWITCH_STA ]{.offset = CHN_SWITCH_REG },
  79. [DS_R_OPEN_DELAY ]{.offset = CHN_OPEN_DLA_REG },
  80. [DS_R_CLOSE_DELAY ]{.offset = CHN_CLOSE_DLA_REG },
  81. [DS_W_OPEN_DELAY ]{.offset = CHN_SET_OPEN_DLA_REG },
  82. [DS_W_CLOSE_DELAY ]{.offset = CHN_SET_CLOSE_DLA_REG },
  83. [DS_W_CHN_SWITCH_STA]{.offset = CHN_SET_SWITCH_STA_REG },
  84. [DS_W_ALL_CHN_STA ]{.offset = ALL_SET_SWITCH_REG },
  85. };
  86. static mmap_modbus_t modbus_three[] = {
  87. [TREE_R_DEV_CHN ]{.offset = TREE_DEV_CHN_REG},
  88. [TREE_R_INPUT_ALL_A ]{.offset = TREE_INPUT_A_REG },
  89. [TREE_R_INPUT_ALL_B ]{.offset = TREE_INPUT_B_REG },
  90. [TREE_R_INPUT_ALL_C ]{.offset = TREE_INPUT_C_REG },
  91. [TREE_R_CHN_TOTAL ]{.offset = TREE_CHN_TOTAL_REG },
  92. [TREE_R_CHN_PH_INFO ]{.offset = TREE_CHN_PH_REG },
  93. [TREE_R_TEMP_HUM ]{.offset = TREE_TEMP_HUM_REG },
  94. [TREE_R_SWITCH_STA ]{.offset = TREE_CHN_SWITCH_STA_REG},
  95. [TREE_R_OPEN_DELAY ]{.offset = TREE_CHN_OPEN_DLA_REG },
  96. [TREE_R_CLOSE_DELAY ]{.offset = TREE_CHN_CLOSE_DLA_REG },
  97. [TREE_W_OPEN_DELAY ]{.offset = TREE_CHN_SET_OPEN_DLA_REG},
  98. [TREE_W_CLOSE_DELAY ]{.offset = TREE_CHN_SET_CLOSE_DLA_REG},
  99. [TREE_W_CHN_SWITCH_STA ]{.offset = TREE_CHN_SET_SWITCH_STA_REG},
  100. [TREE_W_ALL_CHN_STA ]{.offset = TREE_ALL_SET_SWITCH_REG }
  101. };
  102. typedef struct {
  103. modbus_mapping_t *map;
  104. }slave_handle_t;
  105. static slave_handle_t slHandle;
  106. modbus_mapping_t *cascade_slave_map()
  107. {
  108. return slHandle.map;
  109. }
  110. int cascade_slave_init(void)
  111. {
  112. slave_handle_t *sh=&slHandle;
  113. GlobalDeviceManager* mgr=get_dm();
  114. if(mgr->_globalDevInfo.product.pwr_type == SmartPDU_AC ||
  115. mgr->_globalDevInfo.product.pwr_type == SmartPDU_DC) // single AC
  116. {
  117. if(sh->map)
  118. {
  119. free(sh->map);
  120. sh->map = NULL;
  121. }
  122. sh->map = modbus_mapping_new_start_address(0,0,0,0,DEV_CHN_REG,5000,0,0); //3000 ge
  123. modbus_single[DS_R_DEV_CHN ].addr = &mgr->single_mmap->dev_chn;
  124. modbus_single[DS_R_OUT_INFO ].addr = &mgr->single_mmap->all_ch;
  125. modbus_single[DS_R_IN_TOTAL ].addr = &mgr->single_mmap->total_valtage;
  126. modbus_single[DS_R_TEMP_HUM ].addr = &mgr->single_mmap->total_temp;
  127. modbus_single[DS_R_SWITCH_STA ].addr = &mgr->single_mmap->chn_status;
  128. modbus_single[DS_R_OPEN_DELAY ].addr = &mgr->single_mmap->open_delay;
  129. modbus_single[DS_R_CLOSE_DELAY ].addr = &mgr->single_mmap->close_delay;
  130. modbus_single[DS_W_OPEN_DELAY ].addr = &mgr->single_mmap->set_chn_open_delay;
  131. modbus_single[DS_W_CLOSE_DELAY ].addr = &mgr->single_mmap->set_chn_close_delay;
  132. modbus_single[DS_W_CHN_SWITCH_STA ].addr = &mgr->single_mmap->set_chn_switch_status;
  133. modbus_single[DS_W_ALL_CHN_STA ].addr = &mgr->single_mmap->set_chn_all_switch_status;
  134. printf("single dc address init 4000\n");
  135. }else
  136. {
  137. if(sh->map)
  138. {
  139. free(sh->map);
  140. sh->map = NULL;
  141. }
  142. sh->map = modbus_mapping_new_start_address(0,0,0,0,TREE_DEV_CHN_REG,7000,0,0);
  143. modbus_three[TREE_R_DEV_CHN ].addr = &mgr->triphasic_mmap->dev_chn;
  144. modbus_three[TREE_R_INPUT_ALL_A ].addr = &mgr->triphasic_mmap->i_total.pw_i_total[0];
  145. modbus_three[TREE_R_INPUT_ALL_B ].addr = &mgr->triphasic_mmap->i_total.pw_i_total[1];
  146. modbus_three[TREE_R_INPUT_ALL_C ].addr = &mgr->triphasic_mmap->i_total.pw_i_total[2];
  147. modbus_three[TREE_R_CHN_TOTAL ].addr = &mgr->triphasic_mmap->chn_info;
  148. modbus_three[TREE_R_CHN_PH_INFO ].addr = &mgr->triphasic_mmap->pw_o_chn;
  149. modbus_three[TREE_R_TEMP_HUM ].addr = &mgr->triphasic_mmap->temperature;
  150. modbus_three[TREE_R_SWITCH_STA ].addr = &mgr->triphasic_mmap->chn_status;
  151. modbus_three[TREE_R_OPEN_DELAY ].addr = &mgr->triphasic_mmap->open_delay;
  152. modbus_three[TREE_R_CLOSE_DELAY ].addr = &mgr->triphasic_mmap->close_delay;
  153. modbus_three[TREE_W_OPEN_DELAY ].addr = &mgr->triphasic_mmap->set_chn_open_delay;
  154. modbus_three[TREE_W_CLOSE_DELAY ].addr = &mgr->triphasic_mmap->set_chn_close_delay;
  155. modbus_three[TREE_W_CHN_SWITCH_STA ].addr = &mgr->triphasic_mmap->set_chn_switch_status;
  156. modbus_three[TREE_W_ALL_CHN_STA ].addr = &mgr->triphasic_mmap->set_chn_all_switch_status;
  157. printf("triphasic address init 6000\n");
  158. //return -1;
  159. }
  160. return 0;
  161. }
  162. static void slave_read(slave_handle_t *sh, uint32_t addr,int num,uint32_t reg_type,uint32_t type)
  163. {
  164. GlobalDeviceManager* mgr=get_dm();
  165. if(mgr->_globalDevInfo.product.pwr_type == SmartPDU_AC ||
  166. mgr->_globalDevInfo.product.pwr_type == SmartPDU_DC){
  167. if(addr >= DEV_CHN_REG && addr <= ALL_SET_SWITCH_REG)
  168. {
  169. if(type == TYPE_U16)
  170. {
  171. uint16_t *base_addr = (uint16_t *)modbus_single[reg_type].addr;
  172. uint32_t step = addr - sh->map->start_registers;
  173. base_addr = base_addr + (addr - modbus_single[reg_type].offset);
  174. uint16_t *map_addr = (uint16_t *)&(sh->map->tab_registers[step]);
  175. if(num < 126)
  176. {
  177. memcpy(map_addr, base_addr,2*num);
  178. }
  179. }else
  180. {
  181. uint32_t *base_addr = (uint32_t *)modbus_single[reg_type].addr;
  182. uint32_t step = addr - sh->map->start_registers;
  183. base_addr = base_addr + (addr - modbus_single[reg_type].offset) / 2;
  184. uint32_t *map_addr = (uint32_t *)&(sh->map->tab_registers[step]);
  185. if(num < 126)
  186. {
  187. memcpy(map_addr, base_addr,2*num);
  188. }
  189. }
  190. }
  191. }else
  192. {
  193. if(addr >= TREE_DEV_CHN_REG && addr <= TREE_ALL_SET_SWITCH_REG) {
  194. if(type == TYPE_U16)
  195. {
  196. uint16_t *base_addr = (uint16_t *)modbus_three[reg_type].addr;
  197. uint32_t step = addr - sh->map->start_registers;
  198. base_addr = base_addr + (addr - modbus_three[reg_type].offset);
  199. uint16_t *map_addr = (uint16_t *)&(sh->map->tab_registers[step]);
  200. if(num < 126)
  201. {
  202. memcpy(map_addr, base_addr,2*num);
  203. }
  204. }else
  205. {
  206. uint32_t *base_addr = (uint32_t *)modbus_three[reg_type].addr;
  207. uint32_t step = addr - sh->map->start_registers;
  208. base_addr = base_addr + (addr - modbus_three[reg_type].offset) / 2;
  209. uint32_t *map_addr = (uint32_t *)&(sh->map->tab_registers[step]);
  210. if(num < 126)
  211. {
  212. memcpy(map_addr, base_addr,2*num);
  213. }
  214. }
  215. }
  216. }
  217. }
  218. void cascade_slave_read(uint32_t addr,uint32_t lenth)
  219. {
  220. slave_handle_t *sh=&slHandle;
  221. switch (addr)
  222. {
  223. case 4000:
  224. slave_read(sh,addr,lenth,DS_R_DEV_CHN,TYPE_U16);
  225. break;
  226. case 4001 ... 4768:
  227. slave_read(sh,addr,lenth,DS_R_OUT_INFO,TYPE_U32);
  228. break;
  229. case 4769 ... 4776:
  230. slave_read(sh,addr,lenth,DS_R_IN_TOTAL,TYPE_U32);
  231. break;
  232. case 4777 ... 4778:
  233. slave_read(sh,addr,lenth,DS_R_TEMP_HUM,TYPE_U16);
  234. case 4779 ... 4842:
  235. slave_read(sh,addr,lenth,DS_R_SWITCH_STA,TYPE_U16);
  236. break;
  237. case 4843 ... 4906:
  238. slave_read(sh,addr,lenth,DS_R_OPEN_DELAY,TYPE_U16);
  239. break;
  240. case 4907 ... 4970:
  241. slave_read(sh,addr,lenth,DS_R_CLOSE_DELAY,TYPE_U16);
  242. break;
  243. case 5000 ... 5063:
  244. slave_read(sh,addr,lenth,DS_W_OPEN_DELAY,TYPE_U16);
  245. break;
  246. case 5064 ... 5127:
  247. slave_read(sh,addr,lenth,DS_W_OPEN_DELAY,TYPE_U16);
  248. break;
  249. case 5128 ... 5191:
  250. slave_read(sh,addr,lenth,DS_W_CHN_SWITCH_STA,TYPE_U16);
  251. break;
  252. case 5192 :
  253. slave_read(sh,addr,lenth,DS_W_ALL_CHN_STA,TYPE_U16);
  254. break;
  255. // triple
  256. case 6000:
  257. slave_read(sh,addr,lenth,TREE_R_DEV_CHN,TYPE_U16);
  258. break;
  259. case 6001 ... 6008:
  260. slave_read(sh,addr,lenth,TREE_R_INPUT_ALL_A,TYPE_U32);
  261. break;
  262. case 6009 ... 6016:
  263. slave_read(sh,addr,lenth,TREE_R_INPUT_ALL_B,TYPE_U32);
  264. break;
  265. case 6017 ... 6024:
  266. slave_read(sh,addr,lenth,TREE_R_INPUT_ALL_C,TYPE_U32);
  267. break;
  268. case 6025 ... 6664:
  269. slave_read(sh,addr,lenth,TREE_R_CHN_TOTAL,TYPE_U32);
  270. break;
  271. case 6665 ... 8584:
  272. slave_read(sh,addr,lenth,TREE_R_CHN_PH_INFO,TYPE_U32);
  273. break;
  274. case 8585 ... 8586:
  275. slave_read(sh,addr,lenth,TREE_R_TEMP_HUM,TYPE_U16);
  276. break;
  277. case 8587 ... 8650:
  278. slave_read(sh,addr,lenth,TREE_R_SWITCH_STA,TYPE_U16);
  279. break;
  280. case 8651 ... 8714:
  281. slave_read(sh,addr,lenth,TREE_R_OPEN_DELAY,TYPE_U16);
  282. break;
  283. case 8715 ... 8778:
  284. slave_read(sh,addr,lenth,TREE_R_CLOSE_DELAY,TYPE_U16);
  285. break;
  286. default:
  287. break;
  288. }
  289. }
  290. void cascade_slave_write(uint32_t addr, uint16_t val)
  291. {
  292. slave_handle_t *sh=&slHandle;
  293. GlobalDeviceManager* mgr=get_dm();
  294. uint16_t buff[128] = {0};
  295. if(mgr->_globalDevInfo.product.pwr_type == SmartPDU_AC
  296. || mgr->_globalDevInfo.product.pwr_type == SmartPDU_DC)
  297. {
  298. switch(addr)
  299. {
  300. case 5000 ... 5063:
  301. {
  302. int start_chn = addr - modbus_single[DS_W_OPEN_DELAY].offset;
  303. GlobalPowerManger* _globalPowerMangerTemp = NULL ;
  304. list_for_each_entry(_globalPowerMangerTemp, &__globalDeviceManage._globalPowerManger.list, list)
  305. {
  306. if(_globalPowerMangerTemp==NULL)
  307. break;
  308. if((start_chn+1) == _globalPowerMangerTemp->product_ch_id)
  309. {
  310. if(mgr->_globalDevInfo.product.pwr_type == SmartPDU_AC){
  311. _globalPowerMangerTemp->product_ch_start_delay=val;
  312. g_switch_set_ac_single_s_start_time_delay(&__globalDeviceManage._globalRelaySampManger,_globalPowerMangerTemp->product_saddr,
  313. _globalPowerMangerTemp->product_ch_addr,val);
  314. }else
  315. {
  316. _globalPowerMangerTemp->product_ch_start_delay=val;
  317. g_switch_set_dcpdu_start_time_delay(&__globalDeviceManage._globalRelaySampManger,_globalPowerMangerTemp->product_saddr,
  318. _globalPowerMangerTemp->product_ch_addr,val/1000);
  319. }
  320. if (dev_update_power_manage_genera_info(__globalDeviceManage.db, _globalPowerMangerTemp->product_id, _globalPowerMangerTemp->product_ch_id, _globalPowerMangerTemp) != 0)
  321. {
  322. log_e("update pwr general data err.");
  323. }
  324. printf("val = %d start_chn = %d\n",val,start_chn);
  325. // *(uint16_t *)((uint16_t*)(modbus_single[6].addr) + start_chn) = val;
  326. break;
  327. }
  328. }
  329. }
  330. break;
  331. case 5064 ... 5127:
  332. {
  333. int start_chn = addr - modbus_single[DS_W_CLOSE_DELAY].offset;
  334. GlobalPowerManger* _globalPowerMangerTemp = NULL ;
  335. list_for_each_entry(_globalPowerMangerTemp, &__globalDeviceManage._globalPowerManger.list, list)
  336. {
  337. if(_globalPowerMangerTemp==NULL)
  338. break;
  339. if((start_chn+1) == _globalPowerMangerTemp->product_ch_id)
  340. {
  341. if(mgr->_globalDevInfo.product.pwr_type == SmartPDU_AC){
  342. _globalPowerMangerTemp->product_ch_stop_delay=val;
  343. g_switch_set_ac_single_s_stop_time_delay(&__globalDeviceManage._globalRelaySampManger,_globalPowerMangerTemp->product_saddr,
  344. _globalPowerMangerTemp->product_ch_addr,val);
  345. }else
  346. {
  347. _globalPowerMangerTemp->product_ch_stop_delay=val;
  348. g_switch_set_dcpdu_stop_time_delay(&__globalDeviceManage._globalRelaySampManger,_globalPowerMangerTemp->product_saddr,
  349. _globalPowerMangerTemp->product_ch_addr,val/1000);
  350. }
  351. if (dev_update_power_manage_genera_info(__globalDeviceManage.db, _globalPowerMangerTemp->product_id, _globalPowerMangerTemp->product_ch_id, _globalPowerMangerTemp) != 0)
  352. {
  353. log_e("update pwr general data err.");
  354. }
  355. printf("val = %d",val);
  356. //*(uint16_t *)((uint16_t*)(modbus_single[7].addr) + start_chn) = val;
  357. //printf("modbus_single[7].addr = %d ",modbus_single[7].addr);
  358. break;
  359. }
  360. }
  361. }
  362. break;
  363. case 5128 ... 5191:
  364. {
  365. int start_chn = addr - modbus_single[DS_W_CHN_SWITCH_STA].offset;
  366. GlobalPowerManger* _globalPowerMangerTemp = NULL ;
  367. if (val == 0 || val == 1)
  368. {
  369. list_for_each_entry(_globalPowerMangerTemp, &__globalDeviceManage._globalPowerManger.list, list)
  370. {
  371. if (_globalPowerMangerTemp == NULL)
  372. break;
  373. if ((start_chn + 1) == _globalPowerMangerTemp->product_ch_id)
  374. {
  375. int ret = g_switch_set_all_chn_ctrl(&__globalDeviceManage._globalRelaySampManger, _globalPowerMangerTemp,
  376. _globalPowerMangerTemp->product_saddr,
  377. _globalPowerMangerTemp->product_ch_addr,
  378. val, false);
  379. // printf("ret = %d 0x%x\n",ret,val);
  380. *(uint16_t *)((uint16_t *)(modbus_single[DS_W_CHN_SWITCH_STA].addr) + start_chn) = val;
  381. break;
  382. }
  383. }
  384. }
  385. }
  386. break;
  387. case 5192:
  388. {
  389. if (val == 0 || val == 1)
  390. {
  391. GlobalPowerManger *_globalPowerMangerTemp = NULL;
  392. list_for_each_entry(_globalPowerMangerTemp, &__globalDeviceManage._globalPowerManger.list, list)
  393. {
  394. if (_globalPowerMangerTemp == NULL)
  395. break;
  396. int rec = g_switch_set_all_ctrl(&__globalDeviceManage._globalRelaySampManger, _globalPowerMangerTemp->product_ch_type, _globalPowerMangerTemp->product_saddr, val);
  397. // printf("rec = %d 0x%x\n",rec,val);
  398. }
  399. *(uint16_t *)(modbus_single[DS_W_ALL_CHN_STA].addr) = val;
  400. }
  401. }
  402. break;
  403. default:
  404. break;
  405. }
  406. }else{
  407. switch(addr)
  408. {
  409. case 9000 ... 9063:
  410. {
  411. int start_chn = addr - modbus_three[TREE_W_OPEN_DELAY].offset;
  412. GlobalPowerManger* _globalPowerMangerTemp = NULL ;
  413. list_for_each_entry(_globalPowerMangerTemp, &__globalDeviceManage._globalPowerManger.list, list){
  414. if(_globalPowerMangerTemp==NULL)
  415. break;
  416. if((start_chn+1) == _globalPowerMangerTemp->product_ch_id)
  417. {
  418. int ret = 0;
  419. _globalPowerMangerTemp->product_ch_start_delay = val;
  420. if (__globalDeviceManage._globalDevInfo.product.pwr_type == SmartPDU_Tree_AC_Tree
  421. ||__globalDeviceManage._globalDevInfo.product.pwr_type == SmartPDU_Tree_AC_One
  422. ||__globalDeviceManage._globalDevInfo.product.pwr_type == SmartPDU_Tree_AC_One_B
  423. )
  424. {
  425. printf("hwllo every one stop time !!!!\n");
  426. ret = g_switch_set_t_ac_start_time_delay(&__globalDeviceManage._globalRelaySampManger,
  427. _globalPowerMangerTemp->product_saddr, (_globalPowerMangerTemp->product_ch_addr - 1) * 3, val / 1000);
  428. ret = g_switch_set_t_ac_start_time_delay(&__globalDeviceManage._globalRelaySampManger,
  429. _globalPowerMangerTemp->product_saddr, (_globalPowerMangerTemp->product_ch_addr - 1) * 3 + 1, val / 1000);
  430. ret = g_switch_set_t_ac_start_time_delay(&__globalDeviceManage._globalRelaySampManger,
  431. _globalPowerMangerTemp->product_saddr, (_globalPowerMangerTemp->product_ch_addr - 1) * 3 + 2, val / 1000);
  432. }
  433. else
  434. {
  435. ret = g_switch_set_t_ac_start_time_delay(&__globalDeviceManage._globalRelaySampManger,
  436. _globalPowerMangerTemp->product_saddr, (_globalPowerMangerTemp->product_ch_addr - 1) * 3, val / 1000);
  437. }
  438. if (dev_update_power_manage_genera_info(__globalDeviceManage.db, _globalPowerMangerTemp->product_id, _globalPowerMangerTemp->product_ch_id, _globalPowerMangerTemp) != 0)
  439. {
  440. log_e("update pwr general data err.");
  441. }
  442. break;
  443. }
  444. }
  445. }
  446. break;
  447. case 9064 ... 9127:
  448. {
  449. int start_chn = addr - modbus_three[TREE_W_CLOSE_DELAY].offset;
  450. GlobalPowerManger* _globalPowerMangerTemp = NULL ;
  451. list_for_each_entry(_globalPowerMangerTemp, &__globalDeviceManage._globalPowerManger.list, list)
  452. {
  453. if(_globalPowerMangerTemp==NULL)
  454. break;
  455. if((start_chn+1) == _globalPowerMangerTemp->product_ch_id)
  456. {
  457. int ret = 0;
  458. _globalPowerMangerTemp->product_ch_stop_delay = val;
  459. if (__globalDeviceManage._globalDevInfo.product.pwr_type == SmartPDU_Tree_AC_Tree
  460. ||__globalDeviceManage._globalDevInfo.product.pwr_type == SmartPDU_Tree_AC_One
  461. ||__globalDeviceManage._globalDevInfo.product.pwr_type == SmartPDU_Tree_AC_One_B)
  462. {
  463. ret = g_switch_set_t_ac_stop_time_delay(&__globalDeviceManage._globalRelaySampManger,
  464. _globalPowerMangerTemp->product_saddr, (_globalPowerMangerTemp->product_ch_addr - 1) * 3, val / 1000);
  465. ret = g_switch_set_t_ac_stop_time_delay(&__globalDeviceManage._globalRelaySampManger,
  466. _globalPowerMangerTemp->product_saddr, (_globalPowerMangerTemp->product_ch_addr - 1) * 3 + 1, val / 1000);
  467. ret = g_switch_set_t_ac_stop_time_delay(&__globalDeviceManage._globalRelaySampManger,
  468. _globalPowerMangerTemp->product_saddr, (_globalPowerMangerTemp->product_ch_addr - 1) * 3 + 2, val / 1000);
  469. }
  470. else
  471. {
  472. ret = g_switch_set_t_ac_stop_time_delay(&__globalDeviceManage._globalRelaySampManger,
  473. _globalPowerMangerTemp->product_saddr, (_globalPowerMangerTemp->product_ch_addr - 1) * 3, val / 1000);
  474. }
  475. if (dev_update_power_manage_genera_info(__globalDeviceManage.db, _globalPowerMangerTemp->product_id, _globalPowerMangerTemp->product_ch_id, _globalPowerMangerTemp) != 0)
  476. {
  477. log_e("update pwr general data err.");
  478. }
  479. break;
  480. }
  481. }
  482. }
  483. break;
  484. case 9128 ... 9191:
  485. {
  486. int start_chn = addr - modbus_three[TREE_W_CHN_SWITCH_STA].offset;
  487. GlobalPowerManger* _globalPowerMangerTemp = NULL ;
  488. list_for_each_entry(_globalPowerMangerTemp, &__globalDeviceManage._globalPowerManger.list, list){
  489. if(_globalPowerMangerTemp==NULL)
  490. break;
  491. if((start_chn+1) == _globalPowerMangerTemp->product_ch_id)
  492. {
  493. int t_ac_CtrlType=0;
  494. int nRet = 0;
  495. _globalPowerMangerTemp->product_ch_status = val;
  496. GlobalTreeACManager *_globalTACManager = NULL;
  497. list_for_each_entry(_globalTACManager, &_globalPowerMangerTemp->list_Tree_AC, list_Tree_AC)
  498. {
  499. t_ac_CtrlType=_globalTACManager->product_ph_outputType;
  500. }
  501. if (t_ac_CtrlType == 2&&(__globalDeviceManage._globalDevInfo.product.pwr_type == SmartPDU_Tree_AC_Tree
  502. ||__globalDeviceManage._globalDevInfo.product.pwr_type == SmartPDU_Tree_AC_One
  503. ||__globalDeviceManage._globalDevInfo.product.pwr_type == SmartPDU_Tree_AC_One_B))
  504. {
  505. if(_globalPowerMangerTemp->product_ch_type == AC_SINGLE_S_TYPE || _globalPowerMangerTemp->product_ch_type == AC_SINGLE_B_TYPE)
  506. {
  507. if (val == 1)
  508. {
  509. if (_globalPowerMangerTemp->global_over_manager.product_vol_upper_enable == 1)
  510. val |= ENABLE_TAC_V_UP;
  511. if (_globalPowerMangerTemp->global_over_manager.product_vol_lower_enable == 1)
  512. val |= ENABLE_TAC_V_DOWN;
  513. if (_globalPowerMangerTemp->global_over_manager.product_cur_upper_enable == 1)
  514. val |= ENABLE_TAC_A_UP;
  515. if (_globalPowerMangerTemp->global_over_manager.product_pwr_upper_enable == 1)
  516. val |= ENABLE_TAC_W_UP;
  517. if (_globalPowerMangerTemp->global_over_manager.product_pwrcon_upper_enable == 1)
  518. val |= ENABLE_TAC_P_UP;
  519. }
  520. g_switch_set_ac_single_s_chn_ctrl(&__globalDeviceManage._globalRelaySampManger, _globalPowerMangerTemp->product_saddr,
  521. (_globalPowerMangerTemp->product_ch_addr- 1), val);
  522. break;
  523. }
  524. unsigned short phsts=0;
  525. list_for_each_entry(_globalTACManager, &_globalPowerMangerTemp->list_Tree_AC, list_Tree_AC)
  526. {
  527. if (val == 1 && _globalTACManager->product_ph_outputStatus==1)
  528. {
  529. phsts=1;
  530. if (_globalTACManager->global_over_manager.product_vol_upper_enable == 1)
  531. phsts |= ENABLE_TAC_V_UP;
  532. if (_globalTACManager->global_over_manager.product_vol_lower_enable == 1)
  533. phsts |= ENABLE_TAC_V_DOWN;
  534. if (_globalTACManager->global_over_manager.product_cur_upper_enable == 1)
  535. phsts |= ENABLE_TAC_A_UP;
  536. if (_globalTACManager->global_over_manager.product_pwr_upper_enable == 1)
  537. phsts |= ENABLE_TAC_W_UP;
  538. if (_globalTACManager->global_over_manager.product_pwrcon_upper_enable == 1)
  539. phsts |= ENABLE_TAC_P_UP;
  540. }else{
  541. phsts=0;
  542. }
  543. nRet= g_switch_set_t_ac_phchn_ctrl(&__globalDeviceManage._globalRelaySampManger,
  544. _globalTACManager->product_saddr,
  545. _globalTACManager->product_ch_addr - 1,
  546. phsts);
  547. }
  548. g_switch_set_t_ac_chn_NF_ctrl(&__globalDeviceManage._globalRelaySampManger, _globalPowerMangerTemp->product_saddr, _globalPowerMangerTemp->product_ch_addr, val);
  549. break;
  550. }else
  551. {
  552. if (val == 1)
  553. {
  554. if (_globalPowerMangerTemp->global_over_manager.product_vol_upper_enable == 1)
  555. val |= ENABLE_TAC_V_UP;
  556. if (_globalPowerMangerTemp->global_over_manager.product_vol_lower_enable == 1)
  557. val |= ENABLE_TAC_V_DOWN;
  558. if (_globalPowerMangerTemp->global_over_manager.product_cur_upper_enable == 1)
  559. val |= ENABLE_TAC_A_UP;
  560. if (_globalPowerMangerTemp->global_over_manager.product_pwr_upper_enable == 1)
  561. val |= ENABLE_TAC_W_UP;
  562. if (_globalPowerMangerTemp->global_over_manager.product_pwrcon_upper_enable == 1)
  563. val |= ENABLE_TAC_P_UP;
  564. }
  565. /*
  566. if (isgroup)
  567. {
  568. sts |= ENABLE_TAC_STIME;
  569. sts |= ENABLE_TAC_ETIME;
  570. }*/
  571. if (__globalDeviceManage._globalDevInfo.product.pwr_type == SmartPDU_Tree_AC_One)
  572. {
  573. g_switch_set_t_ac_phchn_ctrl(&__globalDeviceManage._globalRelaySampManger,
  574. _globalPowerMangerTemp->product_saddr,
  575. _globalPowerMangerTemp->product_ch_addr - 1,
  576. val);
  577. }else{
  578. g_switch_set_t_ac_chn_ctrl(&__globalDeviceManage._globalRelaySampManger,
  579. _globalPowerMangerTemp->product_saddr,
  580. _globalPowerMangerTemp->product_ch_addr - 1,
  581. val);
  582. }
  583. }
  584. }
  585. }
  586. }
  587. break;
  588. case 9192:
  589. {
  590. if (val == 0 || val == 1)
  591. {
  592. GlobalPowerManger *_globalPowerMangerTemp = NULL;
  593. list_for_each_entry(_globalPowerMangerTemp, &__globalDeviceManage._globalPowerManger.list, list)
  594. {
  595. if (_globalPowerMangerTemp == NULL)
  596. break;
  597. _globalPowerMangerTemp->product_ch_status = val;
  598. int rec = g_switch_set_all_ctrl(&__globalDeviceManage._globalRelaySampManger, _globalPowerMangerTemp->product_ch_type, _globalPowerMangerTemp->product_saddr, val);
  599. // printf("rec = %d 0x%x\n",rec,val);
  600. g_switch_set_t_ac_chn_NF_ctrl(&__globalDeviceManage._globalRelaySampManger, _globalPowerMangerTemp->product_saddr, _globalPowerMangerTemp->product_ch_addr, val);
  601. }
  602. }
  603. }
  604. break;
  605. default:
  606. break;
  607. }
  608. }
  609. }