cascade.h 1.8 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667686970717273747576777879808182838485868788899091929394
  1. #ifndef _CASCADE_H_
  2. #define _CASCADE_H_
  3. #include "datadef.h"
  4. typedef struct {
  5. int dlen;
  6. uint8_t *data;
  7. }data_t;
  8. #define AC_DC_DEV_CHN_REG (4000)
  9. #define AC_DC_DRY_REG (4987)
  10. #define AC_DC_SET_DELAY_OPEN (5000)
  11. #define AC_DC_SET_DELAY_CLOSE (5064)
  12. #define AC_DC_CHN_SET_SWITCH_STA_REG (5128)
  13. #define AC_DC_ALL_SET_SWITCH_REG (5192)
  14. #define AC_3_DEV_CHN_REG (6000)
  15. #define AC_3_DRY_REG (8795)
  16. #define AC_3_SET_DELAY_OPEN (9000)
  17. #define AC_3_SET_DELAY_CLOSE (9064)
  18. #define AC_3_CHN_SET_SWITCH_STA_REG (9128)
  19. #define AC_3_ALL_SET_SWITCH_REG (9192)
  20. #define CASCADE_REG_OFFSET 0x10
  21. #define CASCADE_REG_READ (CASCADE_REG_OFFSET+0)
  22. #define CASCADE_REG_WRITE (CASCADE_REG_OFFSET+1)
  23. #define CASCADE_REG_SCAN (CASCADE_REG_OFFSET+2)
  24. enum {
  25. CASCADE_CMD_OPEN=0,
  26. CASCADE_CMD_CLOSE,
  27. CASCADE_CMD_SAVE,
  28. CASCADE_CMD_SAVE3,
  29. CASCADE_CMD_GET_INFO,
  30. CASCADE_CMD_QUERY_CH,
  31. CASCADE_CMD_QUERY_VOL,
  32. CASCADE_CMD_QUERY_CUR,
  33. CASCADE_CMD_QUERY_PWR,
  34. CASCADE_CMD_QUERY_PWRQ,
  35. CASCADE_CMD_QUERY_HIS,
  36. CASCADE_CMD_QUERY_TOTAL,
  37. CASCADE_CMD_QUERY_TOTAL_PWR,
  38. CASCADE_CMD_BREAKER_QUERY,
  39. CASCADE_CMD_BREAKER_GET_INFO,
  40. CASCADE_CMD_BREAKER_SAVE_ADD,
  41. CASCADE_CMD_BREAKER_SAVE_UPDATE,
  42. CASCADE_CMD_BREAKER_SAVE_DELETE,
  43. CASCADE_CMD_OPEN_NF,
  44. CASCADE_CMD_CLOSE_NF,
  45. CASCADE_CMD_MAX,
  46. };
  47. uint8_t cascade_init(const char* uart,uint8_t mode,uint8_t addr,uint8_t baud);
  48. uint8_t cascade_deinit();
  49. #endif