| 123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143 |
- /*
- * Copyright (c) 2006-2024, RT-Thread Development Team
- *
- * SPDX-License-Identifier: Apache-2.0
- *
- * Change Logs:
- * Date Author Notes
- * 2024-11-20 RealThread first version
- */
- #ifndef __BOARD_H__
- #define __BOARD_H__
- #include <rtconfig.h>
- #include <stm32f4xx.h>
- #include <drv_common.h>
- #ifdef __cplusplus
- extern "C"
- {
- #endif
- /*-------------------------- CHIP CONFIG BEGIN --------------------------*/
- #define CHIP_FAMILY_STM32
- #define CHIP_SERIES_STM32F4
- #define CHIP_NAME_STM32F407ZG
- /*-------------------------- CHIP CONFIG END --------------------------*/
- /*-------------------------- ROM/RAM CONFIG BEGIN --------------------------*/
- #define ROM_START ((uint32_t)0x08000000)
- #define ROM_SIZE (1024 * 1024)
- #define ROM_END ((uint32_t)(ROM_START + ROM_SIZE))
- #define RAM1_START (0x20000000)
- #define RAM1_SIZE (192 * 1024)
- #define RAM1_END (RAM1_START + RAM1_SIZE)
- #define RAM2_START (0x10000000)
- #define RAM2_SIZE (64 * 1024)
- #define RAM2_END (RAM2_START + RAM2_SIZE)
- #define BSP_CLOCK_SOURCE ("HSI")
- #define BSP_CLOCK_SOURCE_FREQ_MHZ ((int32_t)0)
- #define BSP_CLOCK_SYSTEM_FREQ_MHZ ((int32_t)168)
- //On-chip Peripheral Drivers
- #define BSP_USING_GPIO
- #define BSP_USING_UART
- #ifdef BOARD_EVB_ATK
- #define BSP_USING_UART1
- #define BSP_UART1_TX_PIN "PA9"
- #define BSP_UART1_RX_PIN "PA10"
- #define BSP_UART1_RX_BUFSIZE 1024
- #define BSP_UART1_TX_BUFSIZE 1024
- #define BSP_USING_UART2
- #define BSP_UART2_TX_PIN "PD5"
- #define BSP_UART2_RX_PIN "PD6"
- #define BSP_UART2_RX_BUFSIZE 1024
- #define BSP_UART2_TX_BUFSIZE 1024
- #define BSP_UART2_RX_USING_DMA
- #define BSP_UART2_TX_USING_DMA
-
- #define BSP_USING_UART3
- #define BSP_UART3_TX_PIN "PB10"
- #define BSP_UART3_RX_PIN "PB11"
- #define BSP_UART3_RX_BUFSIZE 1024
- #define BSP_UART3_TX_BUFSIZE 1024
- #define BSP_UART3_RX_USING_DMA
- #define BSP_UART3_TX_USING_DMA
- #else
- #define BSP_USING_UART1
- #define BSP_UART1_TX_PIN "PA9"
- #define BSP_UART1_RX_PIN "PA10"
- #define BSP_UART1_RX_BUFSIZE 1024
- #define BSP_UART1_TX_BUFSIZE 1024
-
- // #define BSP_UART1_RX_USING_DMA
- // #define BSP_UART1_TX_USING_DMA
-
- #define BSP_USING_UART2
- #define BSP_UART2_TX_PIN "PD5"
- #define BSP_UART2_RX_PIN "PD6"
- #define BSP_UART2_RX_BUFSIZE 1024
- #define BSP_UART2_TX_BUFSIZE 1024
- // #define BSP_UART2_RX_USING_DMA
- // #define BSP_UART2_TX_USING_DMA
- //
- #define BSP_USING_UART3
- #define BSP_UART3_TX_PIN "PB10"
- #define BSP_UART3_RX_PIN "PB11"
- #define BSP_UART3_RX_BUFSIZE 1024
- #define BSP_UART3_TX_BUFSIZE 1024
- // #define BSP_UART3_RX_USING_DMA
- // #define BSP_UART3_TX_USING_DMA
- //
- #define BSP_USING_UART6
- #define BSP_UART6_TX_PIN "PC6"
- #define BSP_UART6_RX_PIN "PC7"
- #define BSP_UART6_RX_BUFSIZE 1024
-
- #define BSP_UART6_TX_BUFSIZE 1024
- // #define BSP_UART6_RX_USING_DMA
- // #define BSP_UART6_TX_USING_DMA
- #endif
- //#define BSP_USING_I2C2
- #define BSP_I2C2_SCL_PIN 16
- #define BSP_I2C2_SDA_PIN 91
- #define RT_USING_USB_HOST
- #define BSP_USING_USBH
- #define BSP_USING_WDT
- #define BSP_USING_ETH
- //#define BSP_USING_SDIO
- //#define BSP_USING_SDCARD
- #define BSP_USING_SPI
- #define BSP_USING_SPI1
- #define BSP_USING_SPI2
- #define PHY_USING_YT8512C
- #define BSP_RTC_USING_LSE
- #define BSP_USING_ONCHIP_RTC
- /*#define BSP_USING_ON_CHIP_FLASH*/
- #ifdef __cplusplus
- }
- #endif
- #endif /* __BOARD_H__ */
|