|
|
@@ -0,0 +1,592 @@
|
|
|
+/*
|
|
|
+ * Allwinner Technology CO., Ltd. sun8iw20p1 soc board.
|
|
|
+ *
|
|
|
+ * soc board support.
|
|
|
+ */
|
|
|
+
|
|
|
+&platform {
|
|
|
+ eraseflag = <1>;
|
|
|
+ next_work = <3>;
|
|
|
+ debug_mode = <1>;
|
|
|
+};
|
|
|
+
|
|
|
+&target {
|
|
|
+ boot_clock = <1008>; /*CPU boot frequency, Unit: MHz*/
|
|
|
+ storage_type = <0xffffffff>; /*boot medium, 0-nand, 1-card0, 2-card2, -1(defualt)auto scan*/
|
|
|
+ burn_key = <0>; /*1:support burn key; 0:not support burn key*/
|
|
|
+ dragonboard_test = <0>; /*1:support card boot dragonboard; 0:not support card boot dragonboard*/
|
|
|
+};
|
|
|
+
|
|
|
+
|
|
|
+&charger0 {
|
|
|
+ pmu_safe_vol = <3500>;
|
|
|
+};
|
|
|
+
|
|
|
+
|
|
|
+&twi6 {
|
|
|
+ clock-frequency = <200000>;
|
|
|
+ pinctrl-0 = <&s_twi0_pins_a>;
|
|
|
+ no_suspend = <1>;
|
|
|
+ twi_drv_used = <1>;
|
|
|
+ status = "okay";
|
|
|
+};
|
|
|
+
|
|
|
+&rgb18_pins_a {
|
|
|
+ allwinner,pins = "PD0", "PD1", "PD2", "PD3", "PD4", "PD5", "PD6", "PD7", "PD8", "PD9", \
|
|
|
+ "PD10", "PD11", "PD12", "PD13", "PD14", "PD15", "PD16", "PD17", "PD18", "PD19", \
|
|
|
+ "PD20", "PD21";
|
|
|
+ allwinner,pname = "PD0", "PD1", "PD2", "PD3", "PD4", "PD5", "PD6", "PD7", "PD8", "PD9", \
|
|
|
+ "PD10", "PD11", "PD12", "PD13", "PD14", "PD15", "PD16", "PD17", "PD18", "PD19", \
|
|
|
+ "PD20", "PD21";
|
|
|
+ allwinner,function = "rgb18";
|
|
|
+ allwinner,muxsel = <2>;
|
|
|
+ allwinner,drive = <3>;
|
|
|
+ allwinner,pull = <0>;
|
|
|
+};
|
|
|
+
|
|
|
+&rgb18_pins_b {
|
|
|
+ allwinner,pins = "PD0", "PD1", "PD2", "PD3", "PD4", "PD5", "PD6", "PD7", "PD8", "PD9", \
|
|
|
+ "PD10", "PD11", "PD12", "PD13", "PD14", "PD15", "PD16", "PD17", "PD18", "PD19", \
|
|
|
+ "PD20", "PD21";
|
|
|
+ allwinner,pname = "PD0", "PD1", "PD2", "PD3", "PD4", "PD5", "PD6", "PD7", "PD8", "PD9", \
|
|
|
+ "PD10", "PD11", "PD12", "PD13", "PD14", "PD15", "PD16", "PD17", "PD18", "PD19", \
|
|
|
+ "PD20", "PD21";
|
|
|
+ allwinner,function = "rgb18_suspend";
|
|
|
+ allwinner,muxsel = <7>;
|
|
|
+ allwinner,drive = <1>;
|
|
|
+ allwinner,pull = <0>;
|
|
|
+};
|
|
|
+
|
|
|
+&pwm7_pin_a {
|
|
|
+ pins = "PD22";
|
|
|
+ function = "pwm7";
|
|
|
+ muxsel = <5>;
|
|
|
+ drive-strength = <10>;
|
|
|
+ bias-pull-up;
|
|
|
+};
|
|
|
+
|
|
|
+&pwm7_pin_b {
|
|
|
+ pins = "PD22";
|
|
|
+ muxsel = <0>;
|
|
|
+ function = "gpio_in";
|
|
|
+};
|
|
|
+
|
|
|
+&pwm7 {
|
|
|
+ pinctrl-names = "active", "sleep";
|
|
|
+ pinctrl-0 = <&pwm7_pin_a>;
|
|
|
+ pinctrl-1 = <&pwm7_pin_b>;
|
|
|
+ status = "disabled";
|
|
|
+};
|
|
|
+
|
|
|
+&sdc0_pins_a {
|
|
|
+ allwinner,pins = "PF0", "PF1", "PF2",
|
|
|
+ "PF3", "PF4", "PF5";
|
|
|
+ allwinner,function = "sdc0";
|
|
|
+ allwinner,muxsel = <2>;
|
|
|
+ allwinner,drive = <3>;
|
|
|
+ allwinner,pull = <1>;
|
|
|
+ pins = "PF0", "PF1", "PF2",
|
|
|
+ "PF3", "PF4", "PF5";
|
|
|
+ function = "sdc0";
|
|
|
+ drive-strength = <30>;
|
|
|
+ bias-pull-up;
|
|
|
+ power-source = <3300>;
|
|
|
+};
|
|
|
+
|
|
|
+&sdc0_pins_b {
|
|
|
+ pins = "PF0", "PF1", "PF2",
|
|
|
+ "PF3", "PF4", "PF5";
|
|
|
+ function = "sdc0";
|
|
|
+ drive-strength = <30>;
|
|
|
+ bias-pull-up;
|
|
|
+ power-source = <1800>;
|
|
|
+};
|
|
|
+
|
|
|
+&sdc0_pins_c {
|
|
|
+ pins = "PF0", "PF1", "PF2",
|
|
|
+ "PF3", "PF4", "PF5";
|
|
|
+ function = "gpio_in";
|
|
|
+
|
|
|
+};
|
|
|
+
|
|
|
+
|
|
|
+&sdc2_pins_a {
|
|
|
+ allwinner,pins = "PC2", "PC3", "PC4",
|
|
|
+ "PC5", "PC6", "PC7";
|
|
|
+ allwinner,function = "sdc2";
|
|
|
+ allwinner,muxsel = <3>;
|
|
|
+ allwinner,drive = <3>;
|
|
|
+ allwinner,pull = <1>;
|
|
|
+ pins = "PC2", "PC3", "PC4",
|
|
|
+ "PC5", "PC6", "PC7";
|
|
|
+ function = "sdc2";
|
|
|
+ drive-strength = <30>;
|
|
|
+ bias-pull-up;
|
|
|
+
|
|
|
+};
|
|
|
+
|
|
|
+&sdc2_pins_b {
|
|
|
+ pins = "PC2", "PC3", "PC4",
|
|
|
+ "PC5", "PC6", "PC7";
|
|
|
+ function = "gpio_in";
|
|
|
+};
|
|
|
+
|
|
|
+
|
|
|
+
|
|
|
+&nand0_pins_a {
|
|
|
+ allwinner,pins = "PC0", "PC1", "PC2", "PC5",
|
|
|
+ "PC8", "PC9", "PC10", "PC11",
|
|
|
+ "PC12", "PC13", "PC14", "PC15",
|
|
|
+ "PC16";
|
|
|
+ allwinner,pname= "nand0_we", "nand0_ale","nand0_cle", "nand0_nre",
|
|
|
+ "nand0_d0", "nand0_d1", "nand0_d2", "nand0_d3",
|
|
|
+ "nand0_d4", "nand0_d5", "nand0_d6", "nand0_d7",
|
|
|
+ "nand0_ndqs";
|
|
|
+ allwinner,function = "nand0";
|
|
|
+ allwinner,muxsel = <2>;
|
|
|
+ allwinner,drive = <1>;
|
|
|
+ allwinner,pull = <0>;
|
|
|
+};
|
|
|
+
|
|
|
+&nand0_pins_b {
|
|
|
+ allwinner,pins = "PC4", "PC6", "PC03", "PC07";
|
|
|
+ allwinner,pname= "nand0_ce0", "nand0_rb0", "nand0_ce1", "nand0_rb1";
|
|
|
+ allwinner,function = "nand0";
|
|
|
+ allwinner,muxsel = <2>;
|
|
|
+ allwinner,drive = <1>;
|
|
|
+ allwinner,pull = <1>; /* only RB&CE should be pulled up */
|
|
|
+};
|
|
|
+
|
|
|
+&nand0_pins_c {
|
|
|
+ allwinner,pins = "PC0", "PC1", "PC2", "PC3",
|
|
|
+ "PC4", "PC5", "PC6", "PC7",
|
|
|
+ "PC8", "PC9", "PC10", "PC11",
|
|
|
+ "PC12", "PC13", "PC14", "PC15",
|
|
|
+ "PC16";
|
|
|
+ allwinner,function = "io_disabled";
|
|
|
+ allwinner,muxsel = <7>;
|
|
|
+ allwinner,drive = <1>;
|
|
|
+ allwinner,pull = <0>;
|
|
|
+};
|
|
|
+
|
|
|
+&spi0_pins_a {
|
|
|
+ allwinner,pins = "PC2", "PC4", "PC5",
|
|
|
+ "PC7", "PC6";
|
|
|
+ allwinner,pname = "spi0_sclk", "spi0_mosi",
|
|
|
+ "spi0_miso", "spi0_hold", "spi0_wp";
|
|
|
+ allwinner,function = "spi0";
|
|
|
+ allwinner,muxsel = <2>;
|
|
|
+ allwinner,drive = <1>;
|
|
|
+ allwinner,pull = <0>;
|
|
|
+};
|
|
|
+
|
|
|
+&spi0_pins_b {
|
|
|
+ allwinner,pins = "PC3";
|
|
|
+ allwinner,pname = "spi0_cs0";
|
|
|
+ allwinner,function = "spi0";
|
|
|
+ allwinner,muxsel = <2>;
|
|
|
+ allwinner,drive = <1>;
|
|
|
+ allwinner,pull = <1>; // only CS should be pulled up
|
|
|
+};
|
|
|
+
|
|
|
+&spi0_pins_c {
|
|
|
+ allwinner,pins = "PC2", "PC3", "PC4", "PC5",
|
|
|
+ "PC6", "PC7";
|
|
|
+ allwinner,function = "gpio_in";
|
|
|
+ allwinner,muxsel = <0>;
|
|
|
+ allwinner,drive = <1>;
|
|
|
+ allwinner,pull = <0>;
|
|
|
+};
|
|
|
+
|
|
|
+&dsi4lane_pins_a {
|
|
|
+ allwinner,pins = "PD0", "PD1", "PD2", "PD3", "PD4", "PD5", "PD6", "PD7", "PD8", "PD9";
|
|
|
+ allwinner,pname = "PD0", "PD1", "PD2", "PD3", "PD4", "PD5", "PD6", "PD7", "PD8", "PD9";
|
|
|
+ allwinner,function = "dsi4lane";
|
|
|
+ allwinner,muxsel = <4>;
|
|
|
+ allwinner,drive = <3>;
|
|
|
+ allwinner,pull = <0>;
|
|
|
+};
|
|
|
+
|
|
|
+&dsi4lane_pins_b {
|
|
|
+ allwinner,pins = "PD0", "PD1", "PD2", "PD3", "PD4", "PD5", "PD6", "PD7", "PD8", "PD9";
|
|
|
+ allwinner,pname = "PD0", "PD1", "PD2", "PD3", "PD4", "PD5", "PD6", "PD7", "PD8", "PD9";
|
|
|
+ allwinner,function = "dsi4lane_suspend";
|
|
|
+ allwinner,muxsel = <7>;
|
|
|
+ allwinner,drive = <1>;
|
|
|
+ allwinner,pull = <0>;
|
|
|
+};
|
|
|
+
|
|
|
+
|
|
|
+&card0_boot_para { /* Avoid dtc compiling warnings. @TODO: Developer should modify this to the actual value */
|
|
|
+ /* reg = <0x0 0x2 0x0 0x0>; [> Avoid dtc compiling warnings. @TODO: Developer should modify this to the actual value <] */
|
|
|
+ device_type = "card0_boot_para";
|
|
|
+ card_ctrl = <0x0>;
|
|
|
+ card_high_speed = <0x1>;
|
|
|
+ card_line = <0x4>;
|
|
|
+ pinctrl-0 = <&sdc0_pins_a>;
|
|
|
+};
|
|
|
+
|
|
|
+&card2_boot_para { /* Avoid dtc compiling warnings. @TODO: Developer should modify this to the actual value */
|
|
|
+ /* reg = <0x0 0x3 0x0 0x0>; [> Avoid dtc compiling warnings. @TODO: Developer should modify this to the actual value <] */
|
|
|
+ device_type = "card2_boot_para";
|
|
|
+ card_ctrl = <0x2>;
|
|
|
+ card_high_speed = <0x1>;
|
|
|
+ card_line = <0x4>;
|
|
|
+ pinctrl-0 = <&sdc2_pins_a>;
|
|
|
+ sdc_ex_dly_used = <0x2>;
|
|
|
+ sdc_io_1v8 = <0x1>;
|
|
|
+ sdc_tm4_win_th = <0x08>;
|
|
|
+ sdc_tm4_hs200_max_freq = <150>;
|
|
|
+ sdc_tm4_hs400_max_freq = <100>;
|
|
|
+ sdc_type = "tm4";
|
|
|
+};
|
|
|
+&gpio_bias { /* Avoid dtc compiling warnings. @TODO: Developer should modify this to the actual value */
|
|
|
+ device_type = "gpio_bias";
|
|
|
+ pc_bias = <1800>;
|
|
|
+};
|
|
|
+
|
|
|
+&nand0 {
|
|
|
+ compatible = "allwinner,sun8iw20-nand";
|
|
|
+ device_type = "nand0";
|
|
|
+ //reg = <0x0 0x04011000 0x0 0x1000>;/* nand0 */
|
|
|
+ pinctrl-names = "default", "sleep";
|
|
|
+ pinctrl-0 = <&nand0_pins_a &nand0_pins_b>;
|
|
|
+ pinctrl-1 = <&nand0_pins_c>;
|
|
|
+ nand0_regulator1 = "vcc-nand";
|
|
|
+ nand0_regulator2 = "none";
|
|
|
+ nand0_cache_level = <0x55aaaa55>;
|
|
|
+ nand0_flush_cache_num = <0x55aaaa55>;
|
|
|
+ nand0_capacity_level = <0x55aaaa55>;
|
|
|
+ nand0_id_number_ctl = <0x55aaaa55>;
|
|
|
+ nand0_print_level = <0x55aaaa55>;
|
|
|
+ nand0_p0 = <0x55aaaa55>;
|
|
|
+ nand0_p1 = <0x55aaaa55>;
|
|
|
+ nand0_p2 = <0x55aaaa55>;
|
|
|
+ nand0_p3 = <0x55aaaa55>;
|
|
|
+ chip_code = "sun8iw20";
|
|
|
+ status = "disabled";
|
|
|
+};
|
|
|
+
|
|
|
+&spi0 {
|
|
|
+ clock-frequency = <100000000>;
|
|
|
+ pinctrl-0 = <&spi0_pins_a &spi0_pins_b>;
|
|
|
+ pinctrl-1 = <&spi0_pins_c>;
|
|
|
+ pinctrl-names = "default", "sleep";
|
|
|
+ /*spi-supply = <®_dcdc1>;*/
|
|
|
+ spi_slave_mode = <0>;
|
|
|
+ spi0_cs_number = <1>;
|
|
|
+ spi0_cs_bitmap = <1>;
|
|
|
+ status = "okay";
|
|
|
+
|
|
|
+ spi-nand@0 {
|
|
|
+ compatible = "spi-nand";
|
|
|
+ spi-max-frequency=<0x5F5E100>;
|
|
|
+ reg = <0x0>;
|
|
|
+ spi-rx-bus-width=<0x01>;
|
|
|
+ spi-tx-bus-width=<0x01>;
|
|
|
+ status="okay";
|
|
|
+ };
|
|
|
+};
|
|
|
+
|
|
|
+&disp {
|
|
|
+ disp_init_enable = <1>;
|
|
|
+ disp_mode = <0>;
|
|
|
+
|
|
|
+ screen0_output_type = <1>;
|
|
|
+ screen0_output_mode = <4>;
|
|
|
+
|
|
|
+ screen1_output_type = <3>;
|
|
|
+ screen1_output_mode = <4>;
|
|
|
+
|
|
|
+ screen1_output_format = <0>;
|
|
|
+ screen1_output_bits = <0>;
|
|
|
+ screen1_output_eotf = <4>;
|
|
|
+ screen1_output_cs = <257>;
|
|
|
+ screen1_output_range = <2>;
|
|
|
+ screen1_output_scan = <0>;
|
|
|
+ screen1_output_aspect_ratio = <8>;
|
|
|
+ dev0_output_type = <1>;
|
|
|
+ dev0_output_mode = <4>;
|
|
|
+ dev0_screen_id = <0>;
|
|
|
+ dev0_do_hpd = <0>;
|
|
|
+
|
|
|
+ dev1_output_type = <4>;
|
|
|
+ dev1_output_mode = <10>;
|
|
|
+ dev1_screen_id = <1>;
|
|
|
+ dev1_do_hpd = <1>;
|
|
|
+
|
|
|
+ def_output_dev = <0>;
|
|
|
+ disp_rotation_used = <1>;
|
|
|
+ degree0 = <0>;
|
|
|
+ fb0_format = <0>;
|
|
|
+ fb0_buffer_num = <1>;
|
|
|
+ //fb0_width = <800>;
|
|
|
+ //fb0_height = <480>;
|
|
|
+ fb1_format = <0>;
|
|
|
+ fb1_width = <0>;
|
|
|
+ fb1_height = <0>;
|
|
|
+ chn_cfg_mode = <1>;
|
|
|
+
|
|
|
+ disp_para_zone = <1>;
|
|
|
+
|
|
|
+ //dc1sw-supply = <®_dc1sw>;
|
|
|
+
|
|
|
+ //eldo3-supply = <®_eldo3>;
|
|
|
+
|
|
|
+ //dcdc1-supply = <®_dcdc1>;
|
|
|
+};
|
|
|
+
|
|
|
+// 480x272 RGB LCD
|
|
|
+/*
|
|
|
+&lcd0 {
|
|
|
+ lcd_used = <1>;
|
|
|
+
|
|
|
+ lcd_driver_name = "default_lcd";
|
|
|
+ lcd_backlight = <50>;
|
|
|
+ lcd_if = <0>;
|
|
|
+
|
|
|
+ lcd_x = <480>;
|
|
|
+ lcd_y = <272>;
|
|
|
+ lcd_width = <95>;
|
|
|
+ lcd_height = <54>;
|
|
|
+ lcd_dclk_freq = <9>;
|
|
|
+
|
|
|
+ lcd_pwm_used = <0>;
|
|
|
+ lcd_pwm_ch = <7>;
|
|
|
+ lcd_pwm_freq = <50000>;
|
|
|
+ lcd_pwm_pol = <1>;
|
|
|
+
|
|
|
+ lcd_hbp = <43>;
|
|
|
+ lcd_ht = <525>;
|
|
|
+ lcd_hspw = <41>;
|
|
|
+ lcd_vbp = <12>;
|
|
|
+ lcd_vt = <286>;
|
|
|
+ lcd_vspw = <10>;
|
|
|
+
|
|
|
+ lcd_lvds_if = <0>;
|
|
|
+ lcd_lvds_colordepth = <1>;
|
|
|
+ lcd_lvds_mode = <0>;
|
|
|
+ lcd_frm = <0>;
|
|
|
+ lcd_io_phase = <0x0000>;
|
|
|
+ lcd_gamma_en = <0>;
|
|
|
+ lcd_bright_curve_en = <0>;
|
|
|
+ lcd_cmap_en = <0>;
|
|
|
+
|
|
|
+ deu_mode = <0>;
|
|
|
+ lcdgamma4iep = <22>;
|
|
|
+ smart_color = <90>;
|
|
|
+
|
|
|
+ pinctrl-0 = <&rgb18_pins_a>;
|
|
|
+ pinctrl-1 = <&rgb18_pins_b>;
|
|
|
+};
|
|
|
+*/
|
|
|
+// 800x480 RGB LCD
|
|
|
+/*
|
|
|
+&lcd0 {
|
|
|
+ lcd_used = <1>;
|
|
|
+
|
|
|
+ lcd_driver_name = "default_lcd";
|
|
|
+ lcd_backlight = <50>;
|
|
|
+ lcd_if = <0>;
|
|
|
+
|
|
|
+ lcd_x = <800>;
|
|
|
+ lcd_y = <480>;
|
|
|
+ lcd_width = <95>;
|
|
|
+ lcd_height = <54>;
|
|
|
+ lcd_dclk_freq = <33>;
|
|
|
+
|
|
|
+ lcd_pwm_used = <0>;
|
|
|
+ lcd_pwm_ch = <7>;
|
|
|
+ lcd_pwm_freq = <50000>;
|
|
|
+ lcd_pwm_pol = <1>;
|
|
|
+
|
|
|
+ lcd_hbp = <41>;
|
|
|
+ lcd_ht = <928>;
|
|
|
+ lcd_hspw = <2>;
|
|
|
+ lcd_vbp = <14>;
|
|
|
+ lcd_vt = <525>;
|
|
|
+ lcd_vspw = <2>;
|
|
|
+
|
|
|
+ lcd_lvds_if = <0>;
|
|
|
+ lcd_lvds_colordepth = <1>;
|
|
|
+ lcd_lvds_mode = <0>;
|
|
|
+ lcd_frm = <1>;
|
|
|
+ lcd_io_phase = <0x0000>;
|
|
|
+ lcd_gamma_en = <0>;
|
|
|
+ lcd_bright_curve_en = <0>;
|
|
|
+ lcd_cmap_en = <0>;
|
|
|
+
|
|
|
+ deu_mode = <0>;
|
|
|
+ lcdgamma4iep = <22>;
|
|
|
+ smart_color = <90>;
|
|
|
+
|
|
|
+ pinctrl-0 = <&rgb18_pins_a>;
|
|
|
+ pinctrl-1 = <&rgb18_pins_b>;
|
|
|
+};
|
|
|
+*/
|
|
|
+// 1024x600 RGB LCD
|
|
|
+/*
|
|
|
+&lcd0 {
|
|
|
+ lcd_used = <1>;
|
|
|
+
|
|
|
+ lcd_driver_name = "default_lcd";
|
|
|
+ lcd_backlight = <50>;
|
|
|
+ lcd_if = <0>;
|
|
|
+
|
|
|
+ lcd_x = <1024>;
|
|
|
+ lcd_y = <600>;
|
|
|
+ lcd_width = <95>;
|
|
|
+ lcd_height = <54>;
|
|
|
+ lcd_dclk_freq = <51>;
|
|
|
+
|
|
|
+ lcd_pwm_used = <0>;
|
|
|
+ lcd_pwm_ch = <7>;
|
|
|
+ lcd_pwm_freq = <50000>;
|
|
|
+ lcd_pwm_pol = <1>;
|
|
|
+
|
|
|
+ lcd_hbp = <160>;
|
|
|
+ lcd_ht = <1344>;
|
|
|
+ lcd_hspw = <20>;
|
|
|
+ lcd_vbp = <23>;
|
|
|
+ lcd_vt = <635>;
|
|
|
+ lcd_vspw = <3>;
|
|
|
+
|
|
|
+ lcd_lvds_if = <0>;
|
|
|
+ lcd_lvds_colordepth = <1>;
|
|
|
+ lcd_lvds_mode = <0>;
|
|
|
+ lcd_frm = <1>;
|
|
|
+ lcd_io_phase = <0x0000>;
|
|
|
+ lcd_gamma_en = <0>;
|
|
|
+ lcd_bright_curve_en = <0>;
|
|
|
+ lcd_cmap_en = <0>;
|
|
|
+
|
|
|
+ deu_mode = <0>;
|
|
|
+ lcdgamma4iep = <22>;
|
|
|
+ smart_color = <90>;
|
|
|
+
|
|
|
+ pinctrl-0 = <&rgb18_pins_a>;
|
|
|
+ pinctrl-1 = <&rgb18_pins_b>;
|
|
|
+};
|
|
|
+*/
|
|
|
+
|
|
|
+// 1280x800 MIPI LCD
|
|
|
+/*
|
|
|
+&lcd0 {
|
|
|
+ lcd_used = <1>;
|
|
|
+
|
|
|
+ lcd_driver_name = "he0801a068";
|
|
|
+ lcd_backlight = <50>;
|
|
|
+ lcd_if = <4>;
|
|
|
+
|
|
|
+ lcd_x = <800>;
|
|
|
+ lcd_y = <1280>;
|
|
|
+ lcd_width = <52>;
|
|
|
+ lcd_height = <52>;
|
|
|
+ lcd_dclk_freq = <68>;
|
|
|
+
|
|
|
+ lcd_pwm_used = <1>;
|
|
|
+ lcd_pwm_ch = <7>;
|
|
|
+ lcd_pwm_freq = <50000>;
|
|
|
+ lcd_pwm_pol = <1>;
|
|
|
+ lcd_pwm_max_limit = <255>;
|
|
|
+
|
|
|
+ lcd_hbp = <40>;
|
|
|
+ lcd_ht = <860>;
|
|
|
+ lcd_hspw = <20>;
|
|
|
+ lcd_vbp = <12>;
|
|
|
+ lcd_vt = <1322>;
|
|
|
+ lcd_vspw = <4>;
|
|
|
+
|
|
|
+ lcd_dsi_lane = <4>;
|
|
|
+ lcd_dsi_if = <0>;
|
|
|
+ lcd_dsi_format = <0>;
|
|
|
+ lcd_dsi_te = <0>;
|
|
|
+ lcd_frm = <0>;
|
|
|
+ lcd_gamma_en = <0>;
|
|
|
+ lcd_cmap_en = <0>;
|
|
|
+
|
|
|
+ pinctrl-0 = <&dsi4lane_pins_a>;
|
|
|
+ pinctrl-1 = <&dsi4lane_pins_b>;
|
|
|
+ //lcd_gpio_0 = <&pio PD 20 1 0 3 1>;
|
|
|
+};
|
|
|
+*/
|
|
|
+
|
|
|
+
|
|
|
+&lcd0 {
|
|
|
+lcd_used = <1>;
|
|
|
+
|
|
|
+lcd_driver_name = "st7789v";
|
|
|
+lcd_x = <240>;
|
|
|
+lcd_y = <240>;
|
|
|
+lcd_width = <108>;
|
|
|
+lcd_height = <64>;
|
|
|
+lcd_dclk_freq = <19>;
|
|
|
+
|
|
|
+lcd_pwm_used = <0>;
|
|
|
+lcd_pwm_ch = <8>;
|
|
|
+lcd_pwm_freq = <50000>;
|
|
|
+lcd_pwm_pol = <0>;
|
|
|
+lcd_pwm_max_limit = <255>;
|
|
|
+
|
|
|
+lcd_hbp = <120>;
|
|
|
+lcd_ht = <850>;
|
|
|
+lcd_hspw = <10>;
|
|
|
+lcd_vbp = <13>;
|
|
|
+lcd_vt = <373>;
|
|
|
+lcd_vspw = <2>;
|
|
|
+
|
|
|
+lcd_frm = <1>;
|
|
|
+lcd_if = <0>;
|
|
|
+lcd_hv_if = <8>;
|
|
|
+lcd_hv_clk_phase = <0>;
|
|
|
+lcd_hv_sync_polarity = <0>;
|
|
|
+lcd_hv_srgb_seq = <0>;
|
|
|
+
|
|
|
+lcd_io_phase = <0x0000>;
|
|
|
+lcd_gamma_en = <0>;
|
|
|
+lcd_bright_curve_en = <1>;
|
|
|
+lcd_cmap_en = <0>;
|
|
|
+
|
|
|
+
|
|
|
+lcd_rb_swap = <0>;
|
|
|
+
|
|
|
+deu_mode = <0>;
|
|
|
+lcdgamma4iep = <22>;
|
|
|
+smart_color = <90>;
|
|
|
+
|
|
|
+
|
|
|
+lcd_bl_en = <&pio PE 8 1 0 3 1>;
|
|
|
+
|
|
|
+//reset
|
|
|
+lcd_gpio_0 = <&pio PD 13 1 0 3 1>;
|
|
|
+//cs
|
|
|
+lcd_gpio_1 = <&pio PD 10 1 0 3 1>;
|
|
|
+//sda
|
|
|
+lcd_gpio_2 = <&pio PD 12 1 0 3 1>;
|
|
|
+//sck
|
|
|
+lcd_gpio_3 = <&pio PD 11 1 0 3 1>;
|
|
|
+
|
|
|
+};
|
|
|
+
|
|
|
+
|
|
|
+&aliases {
|
|
|
+ nand0 = &nand0;
|
|
|
+ twi6 = &twi6;
|
|
|
+ pwm = &pwm;
|
|
|
+ pwm0 = &pwm0;
|
|
|
+ pwm1 = &pwm1;
|
|
|
+ pwm2 = &pwm2;
|
|
|
+ pwm3 = &pwm3;
|
|
|
+ pwm4 = &pwm4;
|
|
|
+ pwm5 = &pwm5;
|
|
|
+ pwm6 = &pwm6;
|
|
|
+ pwm7 = &pwm7;
|
|
|
+ disp = &disp;
|
|
|
+// lcd0 = &lcd0;
|
|
|
+// lcd1 = &lcd1;
|
|
|
+// eink = &eink;
|
|
|
+// spi0 = &spi0;
|
|
|
+ spi0 = &spi0;
|
|
|
+ spi1 = &spi1;
|
|
|
+// spi_gpio =&spi_gpio;
|
|
|
+};
|